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[57] ABSTRACT
A digital servo control system for random noise exci-
tation of a test object in a reverberant acoustic cham-
ber employs a plurality of sensors spaced in the sound
field to produce signals in separate channels which are
decorrelated and averaged. The average signal is di-
vided into a plurality of adjacent frequency bands cy-
clically sampled by a time division multiplex system,
converted into digital form, and compared to a prede-
termined spectrum value stored in digital form. The
result of the comparisons are used to control a time-
shared up-down counter to develop gain control sig-
nals for the respective frequency bands in the specT
trum of random sound energy picked up by the micro-
phones.
10 Claims, 4 Drawing Figures
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DIGITAL SERVO CONTROL OF RANDOM SOUND pendently. However, such an audio spectrum analyzer
TEST EXCITATION will only permit a record to be made of the random
noise excitation of the test object to determine the ex-
OR1CIN OF THE INVENTION tent to wn'cn ^e specification has been met, and not
5 to control the random noise spectrum to assure that the
The invention described herein was made in the per- random noise spectrum of the test specification has
formance of work under a NASA contract and is sub- been met.
ject to the provisions of section 305 of the National To achieve closed loop spectrum control, previous
Aeronautics and Space Act of 1958, Public Law attempts have employed analog techniques, but such
85-568 (72 Stat. 435; USC 2457). 10 attempts have been ineffective because in a high energy
BACKGROUND OF THE INVENTION reverberant test chamber there is an appreciable delay
in energy build up and decay. This delay does not per-
This invention relates to the control of random noise
 mjt Use of a closed (instantaneous servo) loop arrange-
excitation of a test object in a reverberant acoustic
 ment to effect control because the signal to be con-
chamber, and more particularly to a method and appa- 15
 trolled is indeterminate during build up and decay.
ratus for direct digital control of such random noise ex-
 Under those conditions an instantaneous servo loop
citation. would oscillate, and never stabilize the servo error sig-
Random noise excitation of a test object in a rever-
 naj
berant acoustic chamber is desirable for such purposes
as conducting qualification testing of spacecraft, or 20 SUMMARY OF THE INVENTION
spacecraft components, and other objects. The test ob-
 In accordance with the present invention, control ofject is subjected to a high energy sound field produced
 random sound e in a reverberant acoustic cham-
m the chamber by a powerful electropneumatic sound
 ber fa obtained by operating on signals from acoustic
generator using one or more transducers in accordance
 sensoR, for in contro, in discrete frequency bands of
wuh a sound energy spectrum prescribed by a test spec- 25
 a random noise to a transducer Jne sen.
6
^ification. Because of the reverberant nature of the
 sof sj ,s afe averagedand the average signal is then
acoustic chamber, the sound field around the test ob- |ted into a luralit of narrow 6ban^ ntsject will vary ,n intensity as a function of both position ^ugh
 bank f f , f Jhese narrow band *{ ,
in the acoustic chamber, space and frequency. It is
 Cover
8
the entire spectrurn of interest. Each of thes^sig.
therefore necessary to dispose a number of sensors (mi- 30 . . j i- n i j • A
crophones) at different positions in the sound chamber nals ls averaged, cyclically sampled in sequence, and
to determine the actual sound intensities to which the Converted to digital form for comparison with a desired
test object is being subjected. 'evel of a test ff ctr"m stored ln d'8ltal form' ^ d'f'
By monitoring the output of each sensor, it is possible fere"ce ln each band ls ^P'o^d to generate for that
to determine whether the test specification is being 35 band a gain control control which will tend to drive the
met. To accomplish this, it is necessary to obtain the f me band S'gnal sampled during the next cycle to the
average value of the sensor signals, i.e. , of the sound desir(rd level ,wltl? a maximum of one "nit change per
field at different points, but because the random noise sampling cycle thus introducing a lag in the feedback
excitation emanates from a single source, the signals contro1 to av,°ld oscillations in the closed loop random
from the sensors are essentially coherent, and it is sta- 40 noise cont/01 system- To accomplish the selective band
tistically impossible to obtain a true average of the sen- control of a random noise signal applied to a single
sor signals. This is because there is unacceptable phase transducer, the random noise produced by a generator
cancellation errors between coherent signals when the ls separated into the same number of equal % octave
data is averaged for analysis. bands ^ the average of the sensor signals. The feed-
To permit averaging, the signals from the sensors are 45 back control for the different bands is then applied on
first decorrelated by effectively delaying each signal by tne separated noise signals. The separately controlled
a different predetermined amount before summing, frequency band signals are then combined and applied
using an operational amplifier having a feedback resis- to the sound transducer in the reverberant acoustic
tor selected to effect a division by the number of sensor chamber.
signals being summed. Decorrelation may be done by 50 The novel features that are considered characteristic
using digital techniques for time multiplex sampling the of this invention are set forth with particularity in the
sensor signals, converting them from analog to digital appended claims. The invention will best be under-
form, and storing each sampled value in a delay (shift) stood from the following description when read in con-
register of different length. The outputs of the registers nection with the accompanying drawings.
could then be, averaged digitally i.e., added and the
 BRmF DESCRIPTION OF THE DRAWINGS
sum divided by the number of independent signals but
are preferably averaged in an analog domain. Adding FIG. 1 illustrates a digital servo control arrangement
decorrelated signals is permissable since the signals are for random noise excitation of a test object in a rever-
statistically independent.
 fin berant acoustic chamber in a preferred embodiment
Once the sensor signals have been decorrelated and using multiplex techniques to time share an analog-to-
averaged, the average signal may be analyzed in a con- digital converter, equality and relative magnitude de-
ventional audio spectrum analyzer, such as a BK Model lectors, and an up-down counter.
2112 Spectrum Analyzer. RMS filters in the spectrum FIG. 2 illustrates a preferred embodiment of a decor-
analyzer perform a root mean square average of the in-
 65 relation and averaging unit in the arrangement of FIG.
coming statistically independent signals, splitting the 1, which unit employs multiplexing techniques for time
sound energy spectrum into narrow band segments to snaring an analog-to-digital converter and digital tech-
allow direct digital processing of each segment inde- niques for effecting decorrelation by delaying time
3,827,288
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multiplexed signals by different equally spaced periods. nates from a single source. Consequently, the signals
from the sensors 17 are coherent random signals. Co-
FIG. 3 illustrates a preferred embodiment for a rela- herency within the sound field not only varies with fre-
tive magnitude detector combined with an equivalence quency, but also varies in accordance with the distance
detector, and operated synchronously in the arrange- 5 between the microphones, becoming greater as the fre-
ment of FIG. 1. quency bandwidth approaches unity and as the spacing
FIG. 4 is a timing diagram for one frame of the time between microphones is reduced,
multiplex sequence of control for the arrangement of A decorrelator and averaging unit 18 make the sig-
FIG. 1. nals from the sensors 17 statistically independent by
DFsrRiPTinM np TUP pppppupcn 10 delayinS the signal from each sensor differently so thatDESCRIPTION OF THE PREFERRED
 thefe can be no reaction between common frequencies
tMBUUlMfclN l b
 Once that is done the signa,s can be averaged directly
Referring to FIG. 1 of the drawings, an exemplary without introducing unacceptable phase cancellation
acoustic test system embodying the present invention errors. Briefly, the decorrelator and averaging unit 18
is shown in block diagram form. A white noise signal 15 is comprised of a first section which delays each of the
from random noise generator 10 is applied through a sensor signals in successive channels 1 through 6 by a
bank of thirteen % octave filters 11 to a preamplifier 12 period of 38.4 milliseconds, and a second section which
via a gain control section 13. The preamplifier 12 adds and divides by 6 the delayed (noncoherent) sen-
drives a power amplifier 14 which in turn drives a pow- sor signals.
erful electropneumatic sound generator (transducer) 20 Decorrelation could also be accomplished by micro-
"15. phone spacings, but where the test specification im-
Qualification testing of a test object T.O., such as a poses a basic restriction such that the confines of the
spacecraft, often includes subjecting the object to high chamber prevent the sensors from being spaced suffi-
intensity acoustical energy. Such testing involves simu- ciently apart, this technique of decorrelating the signals
lation of a random sound environment under con- 25
 wjth delay lines must be employed, particularly at low
trolled conditions of frequency, duration and ampli- frequencies where these restrictions become especially
tude according to a desired frequency spectrum set important. For example, at 400 Hz., a 10 foot spacing
forth in a test specification. Such simulation is difficult between sensors would suffice, but at 100 Hz., a 38 foot
to obtain since the sound energy levels which must be spacing would be required. If the acoustic chamber
generated are very high (150 db relative to 0.0002 mi- 30 were to be made large enough for that spacing, a larger
crobar). electropeumatic transducer would be required.
In order to generate a high intensity difused random Since it is virtually impossible to achieve the neces-
sound field at reasonable cost, it is necessary to contain sary statistical independence of sensor channel infor-
the energy within a specially reverberant acoustic test mation by means of spacing, the alternative is to delay
chamber 16. Furthermore to comply with test specifi- 35 the signals in time to effect the desired decorrelation,
cations, it is necessary to monitor the sound field pro- as just described. That has an effect equivalent to mov-
duced within the acoustic test chamber through a plu- ing the sensors apart. In its simplest form, such a decor-
rality of test sensors (microphones) 17. Because the relator may employ analog delay lines in the first sec-
closed chamber has walls, a floor and a ceiling, acousti- tion and an analog adder in the second section. How-
cal energy introduced therein is subjected to reflections 40 ever, digital techniques are preferred in the decorrela-
in a pattern which produces sound maxima and min- tor in order that the desired delay in each channel may
ima, (standing waves or nodes) which are nonuni- be more reliably maintained.
formly distributed within the excited volume. This non- An exemplary digital decorrelator and averaging unit
uniformity is primarily a function of two factors: fre- will now be described with reference to FIG. 2. The
quency and position. At low frequencies, minima are decorrelator is comprised of a six-channel digital delay
deep and spread apart. As frequency increases, minima system 101 utilizing dynamic MOS shift registers of dif-
move closer together. In addition, the sound field for ferent length in each channel, all clocked at a specific
any particular frequency is very different for any two rate by pulses from a clock driver 102, the specific
points within the chamber. It is evident that a monitor- clock rate being selected in conjunction with the num-
ing signal taken from a single position in the chamber ber of bits in the respective shift registers to separate
will produce energy level indications due to positional the analog input signals at terminals Jl through J6 by
variations in the sound pressure level at any particular 38.4 milliseconds,
point. No shift register is needed in the decorrelator 101 for
Ideally, a very large number of monitoring sensors channel 1, the first channel at terminal Jl. The signal
spatially distributed within the chamber would be used in that channel may be considered the reference signal,
in order to provide a means for averaging the sound For channel 2, a 200 bit shift register clocked at the
field to eliminate the spatial variation problem. How- rate of 5.21 KHz separate the second channel from the
ever, it is more economical to use a limited number of first channel by the desired 38.4 milliseconds. The shift
sensors, for example six, strategically positioned about ,„ register for channel 3 is twice as long as for channel 2
the test object for monitoring the sound field. The sig- while the shift registers for channels 4, 5 and 6 are 3,
nals from the sensors are then averaged in order to de- 4 and 5 times as long as the shift register for channel
termine whether the generated sound field complies 2.
with the test specification. However, simple ac averag- The electrical signals present at terminals Jl to J6 are
ing techniques cannot be used because such techniques
 65 fed through operational amplifiers 103 which serve as
introduce extremely large unacceptable phase concel- buffer amplifiers and also provide a convenient means
lation errors when coherent random data is analyzed. for effecting level adjustment between individual chan-
Here the random noise picked up by the sensor ema- nels for calibration purposes. The output of each oper-
3,827,288
ational amplifier is passed through a filter 104. Filters
are needed in channels 2 through 6 because in order to
effect decorrelation with digital delay lines, the signals
are initially converted from analog to digital form in a
converter 105 time shared through multiplexing
switches 106. Sampling the analog signals in the chan-
nels 2 through 6 introduces the possibility of distortion
in the form of "aliasing" which has the effect of "fold-
ing back" some of the sampled high frequency informa-
tion. This produces an undesirable apparent increase in
energy in the low frequency end of the spectrum. This
aliasing problem is reduced by the filters 104 which at-
tenuate unnecessary high frequency information,
thereby preventing "folding back" of undesired energy.
Although only channels 2 through 6 require filters for
this purpose, a similar filter is used in channel 1, so that
all channels have identical roll off bandwidth charac-
teristics. These filters are eight pole Chebyshev devices
which reject all frequencies above 2.28 KHz, with a
sharp roll off greater than 58 db per octave. Maximum
ripple in the pass band is less than ±0.25 db. Suitable
anti-aliasing filters are commercially available.
It would be desirable to use a separate analog-to-
digital converter in each channel for simplicity, but for
purposes of economy, a single converter is used with
multiplex switches 106 to direct the output of each of
the channels 2 through 6 through the analog-to-digital
converter in sequence during each sampling cycle. The
switches are implemented with MOS field effect tran-
sistors in a straight-forward manner. Field-effect de-
vices are selected because in the off (open) state, such
devices have a very high input impedance which make
them almost perfect switches.
Each of the channels 2 through 6 is individually mul-
tiplexed in correct time sequence by appropriate gating
signals generated in a multiplex control unit 107. In
order to select a channel at the clock rate of 5.21 KHz,
a 1 MHz oscillator 108 drives a frequency divider 109
to produce a multiplexed clock of 62.5 KHz. That
higher frequency clock drives a multiplex decoder 110
to actually make a different selection every 5.21 KHz
and to repeatedly select the 5 channels in sequence.
When analog information from one channel is to be
presented to the converter 105, the multiplex switch
for that channel is commanded to close (turn on) by
the multiplex control unit 107, thereby transferring an-
alog information to the converter. All other channel
switches are at that time open (off). When information
from another channel is to be presented to the con-
verter, similar gating pulses are developed command-
ing the analog-to-digital converter to transfer informa-
tion to the input of the appropriate delay register while
a new sample of analog data is received through the
multiplex switches 106. This process is repeated until
the information in all the channels has been converted
into digital form. Since analog-to-digital conversion is
effected:in less than about four microseconds, and the
highest acoustic frequency encountered is less than 5
KHz, it is not necessary to use sample and hold net-
works in the converter 105. A low cost converter of the
8-bit, bipolar type operating on analog signals within
the range of ± 5 volts is suitable, and is commercially
available.
It should be noted that each delay register must re-
ceive an 8-bit number in parallel. Accordingly, each
register actually consists of eight shift registers operat-
ing in parallel in order to delay an 8-bit number in par-
10
15
20
25
30
35
40
45
50
55
60
65
allel. To minimize the cost of such delay registers. MOS
(metal-oxide-silicon) integrated circuits may be used.
More specifically, the shift registers may be of the MOS
dynamic type commercially available because storage
of digital information is not required; it is only neces-
sary to transfer the information from input terminals
through the delay register to output terminals.
After passing through a given delay register, the digi-
tal information is converted back to analog form by a
digital-to-analog converter section 111. A separate
digital-to-analog converter is provided for each chan-
nel in order that each value received in digital form for
conversion into analog form is retained until a subse-
quent value in digital form is received from the delay
register to which it is connected. This is because the in-
formation must subsequently be summed simulta-
neously. Multiplexing at the output of the delay regis-
ters would therefore be of little economic advantage,
particularly since digital-to-analog converters are rela-
tively inexpensive.
A multiplex trigger generator 112 produces a delayed
trigger pulse for the analog-to-digital converter 105 to
command conversion of analog data to digital form
after the proper multiplexing switch has been activated.
After a short period of time sufficient to permit the
conversion, the clock drivers 102 generate two phase
clock pulses </>! and 4>2 to enter the converted data into
the appropriate delay register before another analog
signal source is selected for conversion. A pulse further
delayed by the trigger generator 112 commands a digi-
tal-to-analog conversion before the next multiplexing
switch is selected by the control unit 107 to start an-
other sampling cycle.
The statistically independent analog data from each
of the sensor channels is presented to a summing ampli-
fier 115 and then to a low-pass filter 116 which slows
down the typical step functions inherent in digital-to-
analog conversion. This low-pass filter has the same
characteristics as one of the aliasing filters 104. The fil-
tered output is then passed through an operational am-
plifier 117 which serves as a buffer between the decor-
relator and the bank of thirteen % octave filters 20
shown in FIG. 1. It also serves as a convenient place for
overall adjustment of the output (average) signal for
calibration purposes while providing a low output im-
pedance for optimum impedance matching with subse-
quent circuits.
From the foregoing brief description of the unit 18,
it is evident that the multiplexer is employed solely for
the purpose of using one analog-to-digital converter for
all channels, i.e., is used simply as a commutator to cy-
clically place each channel into operation on a continu-
ous time shared basis. This multiplexing technique is
conventional and is widely used in analogous applica-
tions because it loosens the restrictions on the multi-
plex sample frequency imposed by the Nyquist criteria
which relates minimum sampling frequency for a given
acceptable aliasing error as 7^=2 ,^ where fo equals
the highest audio frequency which may be encountered
by the system, and n equals the number of channels
multiplexed. In the application of this multiplexing
technique to the present invention, n equals 1 because
each channel is completely independent and individu-
ally commutated. The minimum sampling rate permis-
sible under such circumstances is therefore 4.56 KHz
where fo in the foregoing equation is the corner fre-
quency of the Chebyshev low-pass filter at the input of
3,827,288
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each channel. Since the individual sampling rate for unit generates an analog-to-digital conversion coin-
each channel is 5.21 KHz, the Nyquist criteria is satis- mand pulse which resets the analog-to-digital converter
fied. In order to avoid problems inherent in multiplex- 23 in order for a new conversion to take place. Full
ing, it is evident that a separate analog-to-digital con- scale converstion requires a maximum of four micro-
verier could be employed in each channel. -5 seconds. The convert command pulse need be no
The analog output signal from the decorrelator and longer than 0.3 microseconds thus requiring only 4.3
averaging unit 18 and the output signal of spectrum cal- microseconds for an analog-to-digital conversion, leav-
ibration generator 19 are both applied to a bank of thir- ing the balance of 11.5 microseconds for processing the
teen % octave filters 20, but not at the same time, as data.
will become evident. The filters divide the average sig- 10 The sequence of events for a particular multiplex
nal from the unit 18 into equal frequency bands. Each time frame is as follows. At the instant a field-effect
band is then capable of being controlled independently transistor gate is closed, the leading edge of the analog-
in the gain control section 13. Since each band is thus to-digital conversion command pulse clears old infor-
statistically independent, the spectrum can readily be mation from internal registers of the time-shared ana-
reconstructed subsequently by simple summation at the 15 log-to-digital converter, while the trailing edge initiates
output of the gain control section. a new conversion of the analog information present at
Digital processing in the servo system controlling the the output of the selected multiplex switch which has
gain of the section 13 is predicated on dc rather than by that time been turned on. Four microseconds after
ac input signals since the comparison made for each the trailing edge of the conversion command pulse, the
frequency band is between a static desired energy level 20 new digital information for a particular % octave band
and the actual energy level. Accordingly, although ac is ready for processing.
signals (narrow band random noise signals) are the The analog-to-digital converter is of the successive
functions being controlled, the actual analysis in the approximation type which assures that the conversion
digital domain is carried out with varying dc equiva- is complete after a fixed number of clock pulses de-
lents of the random noise inputs. For this reason abso- 25 pending upon the number of binary digits in the num-
lute value conversion of the narrow band noise to vary- ber to which the analog signal is being converted. A
ing dc equivalents is necessary. The conversion is ac- converstion to an 8-bit number provides adequate ac-
complished in a bank 21 of thirteen ac-to-dc convert- curacy for the acoustic test tolerances usually encoun-
ers, one individual converter for each % octave filter. tered in test specifications. A larger number of binary
30
 digits in the converter output would permit much
Narrow band noise from a given V6 octave filter en- closer tolerance to be specified but would also increase
ters an amplifier at the input of one of thirteen ac-to-dc the size of the converter and greatly increase the size
converters 21 where additional amplification is pro- of the data processing circuits which will now be de-
vided prior to full wave rectification in the ac-to-dc scribed.
converter. The varying dc output of each full wave rec- 3^ Since the analog-to-digital converter 23 is required to
tifier is then filtered, thus completing the ac-to-dc con- drive thirteen multiplex data processing channels, addi-
version, and applied directly to one of thirteen multi- tional drive capabilities must be provided for the con-
plex switches 22. The multiplex switches commutate verier. A simple bank of buffer drivers 24 is provided
the dc signals under multiplex control to a single ana- for that purpose, one buffer driver for each output bit
log-to-digital converter 23 which is time shared with all 40 of Ihe converter. Each buffer driver consists of an input
thirteen MJ octave band channels to convert the varying inverting stage which in turn drives a pair of additional
dc signals into digital form for comparison wilh static inverting stages. The resull is an increase in the load ca-
values defining a desired spectrum of noise for the tesl pability of the analog-to-digital converter,
object. . The 8-bit parallel output of the buffer drivers 24 is
The purpose of the multiplex swilches 22 is to se- applied to ihirteen digilal memory regislers 25. Each
quentially connect the 13 narrow band analog-varrying register corresponds to one of the thirteen narrow en-
(dc) signals to the analog-to-digital converter 23 lo ob- ergy bands into which one of thirteen test spectrum val-
tain digital values corresponding to the respective en- ues may be entered from a console 26 (through appro-
ergy levels of the % octave bands. Each multiplex priate set switches for the thirteen different chanels).
switch is preferably comprised of an MOS-type field- These values stored in the registers 25 are then selected
effecl transistor having its source connected lo an ac- during test by a set point memory mulliplex unit 27
to-dc converter and its drain connected lo Ihe single which selecls Ihe oulpul of a given memory register for
analog-to-digital converter. The gale of Ihe transistor is comparison with a test value from the analog-to-digital
connected to a multiplex control unil (not shown) „ converter via Ihe buffer drivers 24 for Ihe correspond-
which operates independenlly of the multiplex control ing narrow energy band being sampled by the multiplex
unit of Ihe decorrelalor, allhough the same 1 MHz switches 22. Accordingly, il should be understood lhal
clock source may be shared for operating both mulli- Ihe mulliplex switches 22 are synchronized with Ihe set
plex control units. It is possible to connecl each mulli- poinl memory multiplex unit 27 such that as the thir-
plex swilch direclly lo Ihe inpul of Ihe analog-to-digital
 6Q teen lines into Ihe mulliplex swilches 22 are sequen-
converler because of MOS-lype field-effecl Iransislor lially connected lo Ihe analog-lo-digilal converter 23
is almosl a perfecl switch, providing a very high impe- for the Ihirteen new energy band channels. In lhal man-
dance while Ihe swilch is turned off, and a low impe- ner the corresponding set point values for the thirteen
dance while the swilch is turned on. energy band channels are selected for comparison.
In Ihe operalion, Ihe mulliplex conlrol unit turns on
 6- The 8-bit output of the buffer drivers 24 is also con-
Ihe swilches 22 in sequence, one every multiplexing cy- nected lo inpuls of Ihe memory regislers in order that
cle, each for a period of 11.5 milliseconds. Immediately Ihe spectrum calibration generator 19 may be used lo
upon turning on a new switch, Ihe multiplex conlrol enter a desired sound spectrum in memory. That cali-
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bration generator includes thirteen sine-wave genera- as A B + A B. If both A and B are true, the output is
tors in the spectrum calibration generator, each of the false, and if both A and B are false the output is false,
thirteen sine-wave generators being centered at the but if A or B is true, but not both, the output will be
midpoint of a corresponding narrow band filter. These true thus indicating by a true output signal that A is not
sine-wave generators provide the necessary analog 5 equal to B. The A and B referred to is a given bit of a
voltage reference levels which are to be converted into value A being compared with a corresponding bit of a
digital form and then stored in the memory registers 25 value B. For an 8-bit value being compared a total of
in order to calibrate the ac-to-dc converters 21, and to eight "exclusive or" circuits are used, one for each of
generate the desired reference spectrum to which the the eight bit positions of the two values being corn-
chamber spectrum is compared. A control signal from 10 pared.
the console 26 to each of the memory registers 25 en- The output signal from each of the eight "exclusive
able the console operator to designate whether the or" circuits may be combined through an OR gate so
memory registers should enter data from the buffer that if any one of the "exclusive or" circuits produces
drivers 24 or from the console 26. a true output signal, the OR gate will transmit a true
In the process of entering test spectrum data from the 15 output signal as the output of the equality detector,
console, the 8-bit data for each channel is entered di- However, as will be more fully described with reference
rectly from the console upon manually selecting the to FIG. 3, the preferred embodiment does not employ
memory registers for the different channels. For enter- such an OR gate, and the "exclusive or" circuits are im-
ing test specification data into the memory registers in plemented with an inverting output stage thus produc-
the calibration mode via the converters 21 and 23, the 20 ing a signal representing the Boolean function A B + A
multiplex memory switches 22 connect the thirteen 5, which indicates A equals B.
channels to the analog-to-digital converter 23 in se- The output of the equality detector 28 is employed
quence while the memory multiplex unit 27 selects the to enable the relative magnitude dectector 29 to per-
appropriate memory registers to receive the output of form its function. The relative magnitude detector
the analog-to-digital converter. A display unit (not 25 searches for an inequality between binary digits of the
shown) may be provided for each register, or a single values A and B starting with the most significant bit po-
display may be provided for displaying the content of sition, and when an inequality is found, it determines
a selected register, in order to check the proper entry which of the two binary digits is greater. If the binary
of test spectrum data from the console, and to read the digit being compared with the value A is true while that
data entered through the buffered drivers during cali- 30 from the value B is false, it is known that A is greater
bration. than B. A search through binary digits of less signifi-
In some random noise excitation tests, it may be de- cance is then unnecessary because they cannot have
sirable to program changes in the desired spectrum any effect on the conclusion that A is greater than B.
without interrupting the test. That may be readily ac- Similarly, if it is determined that the bit being com-
complished by interfacing the control console 26 with " pared from the value B is true, it is known that B is
a programming unit, such as a stored-program, digital greater than A.
computer which will operate the control console to The relative magnitude detector may be imple-
enter new test data as required. For example, to simu- mented in many different ways, but since the relative
late random noise excitation for a component to be magnitude comparison is done on a bit-by-bit basis,
used aboard a spacecraft, it may be desirable to pro- 40 starting with the most significant bit, "exclusive or" cir-
gram changes in the noise spectrum in a sequence cuits may be used as in the equality detector. That
which would simulate the starting up and launching of being the case, it is preferable to combine the logic of
the spacecraft. the equality detector with the logic of the relative mag-
After calibration and entry of a desired spectrum, the nitude detector in such a way as to effectively share the
memory registers are continuously interrogated during "exclusive or" circuits. A logic diagram for such a corn-
system operation for comparison with the acoustic bined equality and relative magnitude detector is
chamber spectrum. Lack of correspondence causes the shown in FIG. 3 for values A and B having three bits,
gain of the control section 13 to be adjusted in which
ever direction is necessary to bring the actual noise The arrangement of FIG. 3 may be readily expanded
spectrum in the acoustic chamber to conform with the to eight or more bit positions by direct analogy. The
desired spectrum. Digital comparison is effected by an equivalence detector portion is implemented as de-
equality detector 28 and a relative magnitude detector scribed hereinbefore using "exclusive or" circuits with
29. an inverting output stage for forming the function in a
The equality detector 28 determines whether the given bit position « of A nB n + AnBn , which is the same
value (A) for one of the thirteen narrow band channels as determining the statement An=Bn is true. That is ac-
is equal to a set point (B) selected from a memory reg- complished by using a NOR gate as the output stage of
ister 25, by effectively making a parity check on a bit- the "exclusive or" circuit, instead of an OR gate. The
by-bit basis. If any bit in the value A is not equal to any effect of that NOR gate is to invert the normal "exclu-
bit in the value B, the equality detector transmits a sig- „ sive or" function and thereby provide a true output sig-
nal indicating that A is not equal to B. nal only when the two binary digits being compared are
Such an equality detector may be comprised of logic equal. These signals are then used directly in the rela-
gates for each bit position of the binary numbers A and live magnitude detector for determining whether the
B, where the logic gates perform the "exclusive or" value A is greater than or less than the value B.
function. That function provides a true output signal if
 65 The entire operation for equality and relative magni-
either a binary digit of the value A or the corresponding tude detection will be explained using as the example
binary digit of the value B is true, but not both. The ex- the value A = 101 and B= 110. The three equality de-
pression for the "exclusive or" function may be written lector sections 130, 131 and 132 determine whether
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the bits being compared in the respective bit positions
2°, 2" and 22 are equal. In the example, the bits A2 and
B2 are equal; therefore, the section 132 transmits a sig-
nal indicating that A2 is equal to B2. The A2 signal from
the section_132 is connected to a NAND gate 133 while
the signal B2 from the section 132 is connected to the
second input terminal of the NAND gate 133. Since
both A_2 and B2 are equal to 1 in the example, A2 is true
while B2 is not. Accordingly, the output terminal of the
NAND gate 133 is true indicating that A2 is not greater
than A2. If A2 and B2 had both been 0, the result would
have still been the same. A third possibility would have
been for B2 to be equal to 1 and A2 to be equal to 0, but
the output of the NAND gate 133 would have still been
true since the statement that A2 is not greater than B2
would still be valid. The output of the NAND gate 133
is false only when A2 is equal to 1 and B2 is equal to 0.
Continuing with the example of A = 101 and B =
110, the bits A, and B, are unequal so that the output
of a section 131 is not true, thereby indicating that AI
is not equal to BI. Therefore, a NAND gate 134 trans-
mits a true signal which is inverted by an inverting gate
135. A NAND gate 136 receives a true signal from the
circuit 132 in this example indicating that A2 equals B2,
but both of the signals A! and BI are false (0). Conse-
quently the NAND gate 136 is disabled, and its output
is true (1). In the less significant bit position, the signals
A0 and B0 to a NAND gate 137 are both true, but the
gate output is still true because of the false output of
the inverter 135. That is because the output of a NAND
gate is high (true) if any one of its inputs is low (false).
Under these conditions a NAND gate 136 has all inputs
high, and its output will be low, thereby indicating that
the value A is not greater than the value B. An inverter
139 provides a high output signal signifying that the
value B is greater than the value A under these condi-
tions.
If the value A is greater than the value B, such as
when the value A is equal to 111 and the value B is
equal to 110, then the NAND gate 138 will produce a
true output signal. In that case, the respective outputs
of the equivalence detector circuits 130, 131 and 132
will be low, high and high. Consequently, the NAND
gate 134 will transmit a low signal, and the inverter 135
will provide a true signal at the third terminal of the
NAND gate 137. The NAND gates 133 ^ nd 136 re-
ceive a low signal at respective terminals B2 and B] so
that the gate 136 transmits a high signal. The gate 137
receives a high signal at all three input terminals so that
its output terminal is low. That makes the output of the
NAND gate 138 high, indicating that the value A is
greater than the value B.
To summarize the operation of the relative magni-
tude detection portion of FIG. 3, it searches for the first
inequality, starting at the most significant bit position,
and when found, disables the logic for the less signifi-
cant bit positions. In the first example (A = 101, B =
110), the first inequality occurred at the second bit po-
sition examined (A,, BI,) to disable the NAND gate
137 with a low signal via NAND gate 134 and inverter
135. A low input signal forces the output of the NAND
gate 137 true regardless of whether A0 is greater than
B0, i.e., regardless of whether both AO and B0 are true.
If the inequality had been detected at the most signifi-
cant bit position, the circuit 132 would have disabled
NAND gate 136 directly and NAND gate 137 via the
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NAND gate 134 and the inverter 135. The NAND gate
133 would then make the determination as to whether
or not A2 is greater than B2.
If the value A is greater than the value B, none of the
lower order NAND gates is disabled and each will
make its own determination as to whether or not the
value A is greater than the value B. That determination
will in each case be made in the negative, thereby infer-
ring that the value B is greater than the value A, thus
driving the output of the inverter 139 high. The condi-
tion of A = B is thus interpreted as B>A. This does not
affect the operation of the feedback control loop be-
cause it is desirable for the servo system to hunt about
some desired level in any given narrow energy band.
This is particularly true in this application of generating
random noise because any effort to lock onto the statis-
tical variations of the noise would be futile and mean-
ingless. However, if for any reason the A = B condition
were needed, it would be a simple matter to take a sig-
nal representing that condition directly, and to use it to
inhibit any change in the feedback signal as long as that
condition continues.
To expand the relative magnitude detector portion of
the circuits of FIG. 3, additional gates analogous to the
NAND gate 134 would be provided, and the output of
each would be fed through an inverter to the logic for
lower orders. Each such NAND gate might be called an
"equals thus far" gate. For a relative magnitude deter-
mination to be made for a given order, such as for the
least significant order shown in FIG. 3, the gate making
the determination must receive an "equals thus far"
signal. Accordingly, for an 8-bit detector, there must be
six "equals thus far" gates, not seven because the gates
for the relative magnitude section for the next lower
order from the most significant bit receives an "equal
thus far" signal directly as does the gate 136 in the 3-bit
detector illustrated, and the logic for the most signifi-
cant bit position itself obviously does not require an
"equals thus far" signal. In addition to the foregoing, it
is evident that an expanded portion for the relative
magnitude detector would include an expanded output
NAND gate 138 to receive one relative magnitude de-
termination signal from each logic level or order, i.e.,
from logic for comparing corresponding bit positions of
the values A and B.
Although a particular embodiment for a relative
magnitude detector has been disclosed, it should be un-
derstood that any other detector providing the same
function may be employed in conjunction with an
equivalence detector implemented with "exclusive or"
circuits, as noted hereinbefore. MOS field-effect tran-
sistor circuits are commercially available for relative
magnitude detection.
The resulting signals from the relative magnitude de-
tector 29 are employed as up and down control signals
for an up-down counter 30. If the relative magnitude
determination is that the value A is less than the value
B, the signal at the output of the NAND gate 138 is
high indicating A>B to control the up-down counter to
count up one unit, thereby increasing the gain of the
gain control section 13 for the particular channel being
selected by the multiplexing unit for the values A and
B compared. Similarly, if the value B (the stored spec-
trum value) is less than the value A, the up-down
counter is controlled to count down one unit, thereby
decreasing the gain in the gain control section for that
particular narrow band channel.
13
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Since the relative magnitude detector actuates the
counter 30, the counter can respond in only those in-
stances when the spectrum value being compared is
greater than or less than the desired spectrum values.
However, as just noted, the condition A = B is inter-
preted to be B>A. If the condition A = B is to control
the counter so that it does not count up or down, the
relative magnitude detector 29 should be implemented
in such a way as to transmit a count-up or count-down
control signal only while the value A is determined by
the equality detector 28 to be not equal to the value B,
but as just noted hereinbefore, it would be futile and
meaningless to attempt to achieve such an equality
condition. Accordingly, in the preferred embodiment
of the relative magnitude detector 29, there will always
be a down control signal being transmitted to the
counter 30 except when it is determined that the value
A is less than the value B. That design therefore allows
desirable hunting to take place. However, even in this
preferred embodiment, it would be desirable for the
test control operator to be able to lock the control sys-
tem on the desired test spectrum values when the spec-
trum of the noise energy in the acoustic chamber has
converged on the desired spectrum. This lock-on con-
trol could be accomplished by connecting a spectrum
analyzer of any type commercially available at the out-
put of the decorrelator and averaging unit 18. Upon ob-
serving the desired convergence through such an analy-
zer, the operator could disable both the up and the
down control terminals of the counter 30 through the
console. By continuing to observe the spectrum of the
acoustic energy in the chamber, the operator could
allow the tests to continue with fixed gain in the control
section 13 for the period of time required by the test
specification. Should the spectrum of the noise energy
in the chamber then start to divert from the desired
spectrum, the operator could restore the feedback con-
trol by simply enabling the up and down control termi-
nals of the counter 30 again.
The up-down counter 30 supplies an 8-bit count for
gain control of individual narrow band channels within
the multiplexing framework of the switches 22 and 27,
equality detector 28, and relative magnitude detector
29. An 8-bit count provides a total of 256 levels of gain
control in a given channel. Once the gain for a given
channel has been updated through the counter 30, the
content of the counter specifying the gain for the given
channel is transferred through buffer drivers 31 to a
hold register 32 reserved for that channel. Accordingly,
there are thirteen hold registers, a proper one being se-
lected at any given time by the same multiplex frame-
work.
The contents of the hold registers are transferred
back to the up-down counter 30 in sequence through
a feedback buffer 33 during the successive frames of
each multiplexing cycle. During a given frame of a mul-
tiplexing cycle, the gain control for a given narrow
band channel stored in a given register 32 is thus trans-
ferred back into the counter 30 for updating. Once up-
dated, the gain control value is transferred back to the
given register 32 before the multiplex control frame-
work of the system advances to the next gain control
register 32 in sequence for the next channel to be sam-
pled and updated as to its gain control.
FIG. 4 illustrates a timing diagram for this system
multiplex framework during a given multiplex frame
for a given narrow band channel. The time of each
wave form is not shown to scale but simply to show the
sequence of events. Briefly, waveform 1 selects a multi-
plex switch 22 for a given channel and waveform 2 ini-
tiates an analog-to-digital conversion for the channel
5 selected. At approximately the same time, the counter
30 is reset to zero. Following that, the waveform 3 se-
lects the set point for the given channel in memory, and
presets the up-down counter 30 with the previous mul-
tiplexed content of the hold register 32 reserved for the
10 given channel. By the time the set point has been se-
lected in memory, the analog-to-digital conversion of a
sample selected through the multiplex switch is com-
plete for the equality and relative magnitude determi-
nation to be made, the latter not under multiplex con-
15 trol. Instead, both sections of the circuit shown in FIG.
3 are permitted to function continuously even though
the values being compared are not correct until the
proper set point value has been selected from memory,
and the analog digital converter has completed its oper-
20 ation. The timing control is exercised by the fourth
waveform which clocks the up-down counter 30 only
after a sufficient period of .time has elapsed for the
equality detector 28 and the relative magnitude detec-
tor 29 to settle and yield the correct indication as to
25 whether or not A is greater than B. Thereafter, the fifth
waveform pulse clocks the appropriate hold register 32
to enter the updated gain control value in the counter
30.
Only one clock pulse is applied to the counter during
30
 each multiplexing frame, and therefore during each
frame the counter is altered by only one unit out of a
possible total of 256. Consequently, since each frame
represents control of only one narrow band channel,
change of the energy spectrum in the acoustic chamber
35 16 is relatively slow. Since the change in the level of the
acoustic chamber is determined by the clock rate for
the multiplexing framework, control of the clock rate
yields control over the time required to converge on
the desired test spectrum. ,
40
 The up-down counter 30 may, in practice, be imple-
mented in a number of different ways, but it is pre-
ferred that it be implemented as a synchronous 8-bit
counter having two separate control networks, one to
enable it to count up by one unit in response to each
clock pulse applied, and another to enable it to count
down by one unit in response to each clock pulse ap-
plied, the direction of counting depending upon which
of two control terminals is high, namely whether the up
control terminal or the down control terminal is high in
response to the output of the relative magnitude detec-
tor 29.
The separate logic networks for counting up and
down will respond to the clock pulse shown in wave-
form 4 of FIG. 4 during each frame of every multiplex-
ing cycle, except when either a count of 256 is reached,
or a count of 0 is reached in binary form. In either case,
the counter has been driven to the limits of control that
can be effected for the gain control section 13 through
the counter. Otherwise, if a count of 256 has been
reached, one more clock pulse will recycle the counter
to 0, thereby causing a step function in the gain control
from one limit to the other. The same problem is pres-
ented if a count of 0 has been reached and a clock pulse
were to be allowed to cause the counter to count down.
Accordingly, the counter is inhibited from counting up
past 256, or down past 0. To accomplish that the count
256 is detected and the output is employed to inhibit
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the clock pulse from actuating the count-up logic. Simi-
larly, the count of 0 is detected and employed to inhibit
the clock pulse from actuating the count down logic.
This is especially useful when chamber harmonics are
being detected.
In addition to the count-up and count-down logic
network, the counter 30 includes a network for preset-
ting the counter to the content of a given hold register
during a particular frame of the multiplexing cycle.
That is easily accomplished by implementing the
counter with, for example, JK flip flops having the J
and K terminals controlled by the up and down logic
networks, each JK flip flop having a separate set con-
trol terminal and a separate reset control terminal. The
pulse of waveform 2 in FIG. 4 is applied to the reset
control terminals to reset all of the counters to 0,
thereby effectively erasing the content of the counter
left over from the preceding frame of the multiplexing
cycle. The next pulse in waveform 3 of FIG. 4 is then
gated to each set control terminal of the eight flip-flops
in the counter into which a binary 1 is to be entered in
order to transfer the contents of a hold register 32.
That can be accomplished by an AND gate for each flip
flop enabled by a binary 1 from a corresponding flip
flop in a hold register. Which hold register is to be per-
mitted to enable appropriate ones of these preset con-
trol AND gates is controlled by the feedback buffer 33
which may be implemented with thirteen banks of eight
AND gates only, one given bank being enabled during
each frame of a multiplexing cycle, the bank being se-
lectively enabled by the multiplexing framework to be
the appropriate one for the channel being selected by
the multiplexing switches 22. All of the thirteen banks
of eight AND gates are then routed to the preset con-
trol AND gates of the counter via a bank of eight OR
gates, each OR gate having 13 input terminals, one for
the same stage of each of the hold registers.
The gain control section 13 contains thirteen digital-
to-analog converters 34, one for each of the hold regis-
ters to convert the content of the hold register to which
connected into a dc signal having an amplitude linearly
proportional to the value of the number stored by the
register in digital form. In practice, each digital-to-
analog converter may be implemented by a conven-
tional resistor ladder network. The output of each digi-
tal-to-analog converter is connected by an operational
amplifier 35 to an analog multiplier 36. There the nar-
row band signal from each of thirteen % octave filters
11 is multiplied by the content of the appropriate one
of the hold registers 32. In that manner, the gain of
each of thirteen narrow band channels of noise from
the generator 10 separated by the % octave filters 11
can be individually controlled in amplitude to produce
any desired spectrum that may be specified by the set
point entered in the memory registers 25. The sepa-
rately controlled channels are then combined through
a summing amplifier 37 to present to the electropneu-
matic transducer 15 the composite of the 13 narrow
band signals, the amplitude of which is directly con-
trolled by the analog multipliers. Accordingly, it is evi-
dent that each analog multiplier is in effect a narrow
band amplifier with variable gain.
The multiplexing framework for the system may be
implemented in a manner analogous to that described
for the decorrelator and'averaging unit 18 which, as
noted hereinbefore, operates independently. Operating
from the 1 MHz clock of that unit, the multiplexing sys-
tem employs a 13-stage ring counter to establish the
frames for each multiplexing cycle. Within each frame,
a set of control pulses is generated for the proper se-
quence of events described hereinbefore.
5 Each frame signal is applied to a different one of the
multiplex switches. It is a wide pulse of 11.5 millisec-
onds for a 350 Hz clock rate derived from the master
clock of 1 MHz, or established independently by a sep-
arate oscillator. All other multiplex control signals are
10 bounded by the pulse width of the frame signal. Each
time a frame signal occurs, a multiplexing switch closes
for 11.5 milliseconds permitting analog data from a
particular AC to DC converter 21 to pass to the time
shared analog-to-digital converter. When that frame
15 signal goes low, the multiplexing switch opens, discon-
necting the particular converter 21. Immediately an-
other frame signal is generated to start the same control
sequence for another narrow band channel. Each time,
the identical frame signal that closes a particular multi-
20 plexing switch gates the contents of an appropriate set
point memory register 25 to the equality detector and
the relative magnitude detector 29.
Within each frame, an analog-to-digital command
(2.5 iJsec pulse) is generated immediately. The leading
25 edge of that pulse resets the analog-to-digital converter
23 and the trailing edge initiates a conversion cycle
which requires only 4 /u. sec for an 8-bit successive ap-
proximation conversion. During this conversion inter-
val, a pulse is generated to reset the up-down counter
3° 30 as described with reference to FIG. 4 to clear it. The
reset pulse may, in practice be derived directly from
the digital-to-analog command pulse. A delayed pulse
generated through a monostable multivibrator then
generates a counter preset control pulse. The counter
35 can then be clocked after sufficient time has been al-
lowed for the relative magnitude detector to settle after
the middle of each frame period. A master clock
counter may be used to time the counter clock pulse
from the beginning of a frame. That clock pulse is a 5
40
 M sec pulse, and preferably occurs half way between
the analog-to-digital conversion command and the hold
register enable command shown in waveform 5 of FIG.
4. That pulse allows the updated gain control value to
be stored in the register from which the counter 30 was
preset, thus completing a frame of a multiplex cycle.
The specific manner in which the control pulses or sig-
nals are generated, distributed and used will depend
upon the specific nature of the component circuits se-
lected since different families of circuits have different
requirements on pulse height, rise time, response time,
etc. However, from the foregoing description of the or-
ganization and operation of the present invention, one
skilled in the art may easily select component circuits
,, and provide a suitable multiplex control unit.
Although a particular embodiment of the invention
has been described and illustrated herein, it is recog-
nized that modifications and variations may readily
occur to those skilled in the art. Consequently, it is in-
60 tended that the claims be interpreted to cover such
modifications and variations.
What is claimed is:
1. A method for controlling the generation of random
sound energy in a reverberant acoustic chamber for the
, c purpose of testing an object with a predetermined noise
spectrum using a noise generator to produce a random
noise electrical signal and a plurality of filters to sepa-
rate said random noise signal into a plurality of narrow
50
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frequency band drive signals, a plurality of separate
gain control means, a separate gain control means for
each band drive signal, means for combining the out-
puts of said separate gain control means into a compos-
ite drive signal, and electropneumatic sound generating
means for producing sound energy in said chamber in
response to said composite drive signal, comprised of
the steps of
employing a plurality of sensors in said chamber to
produce electrical signals, each sensor signal hav-
ing frequency components of amplitudes which de-
pend upon the location of the sensor in said cham-
ber,
obtaining a composite response signal from said sen-
sor signals as an average of all said sensor signals,
separating said composite response signal into a plu-
rality of narrow frequency band signals corre-
sponding to said narrow frequency bands into
which said generated noise is separated, periodi-
cally comparing the energy level in each narrow
frequency band signal of said composite response
signal with a separately specified energy level of
said predetermined noise spectrum to determine
whether said response energy level of each channel
is greater or less than said desired energy level for
each channel, and
incrementally adjusting the gain of said plurality of
separate gain control means by one unit to drive
the spectrum of noise being generated toward con-
vergence with said desired spectrum, a given gain
control means being adjusted by one unit to in-
crease gain if said response energy level of the nar-
row frequency band channel being controlled by
said given gain control means is determined to be
too low in the preceding step, and adjusted by one
unit to decrease gain if said response energy level
of the narrow frequency band channel being con-
trolled by said given gain control is determined to
be too high in the preceding step.
2. A method as defined in claim 1 wherein said step
of obtaining a composite response signal from said sen-
sor signals as an average of all said sensor signals is
comprised of the steps of decorrelating said sensor sig-
nals by delaying different ones of said sensor signals by
different time periods such that no two are coherent,
adding the delayed signals and dividing the sum signal
by a number proportional to the number of sensor sig-
nals being decorrelated and averaged.
3. A method as defined in claim 1 wherein a given
gain control means is comprised of means for multiply-
ing a narrow band drive signal derived from said ran-
dom noise signal by a second signal, and said second
signal is controlled in amplitude to control gain in the
last step, said last step being carried out by counting up
an increment of one unit each time gain is to be in-
creased, and counting down an increment of one unit
each time gain is to be decreased, and converting the
resulting value of gain control thus produced in digital
form into analog form for use as said second signal.
4. A method as defined in claim 3 wherein said step
of periodically comparing separately specified energy
levels with the energy levels in respective narrow fre-
quency band signals derived from said composite re-
sponse signal is carried out by storing in digital form the
values of said separately specified energy levels, aver-
aging the amplitude of each narrow frequency band sig-
nal by converting it from ac to dc form, periodically
sampling said narrow frequency band signals thus con-
verted to a dc form, converting the amplitude of each
sample into digital form, and comparing each sample in
5 digital form with a specified energy level value in digital
form stored for the narrow frequency band signal from
which the sample was obtained.
5. A method as defined in claim 4 wherein said step
of periodically comparing separately specified energy
10 levels with the energy levels in respective narrow fre-
quency band signals is so carried out that equality is in-
terpreted to mean that a predetermined one of two val-
ues compared is greater, thereby causing the resulting
gain control to continually seek a condition producing
15 equivalence and not lock on a condition producing
equivalence.
6. In apparatus for controlling the generation of ran-
dom sound energy in a reverberant acoustic chamber
for the purpose of testing an object with a predeter-
20 mined noise spectrum, the combination of,
means for generating a noise signal,
filtering means for separating said noise signal into a
plurality of narrow frequency band drive signals,
summing means for adding signals to provide a com-
25 posite signal,
a plurality of voltage variable gain control means for
coupling said drive signals to said summing means,
30
an electropneumatic sound generating means respon-
sive to said composite signal for producing sound
energy in said chamber, said sound energy thus
having a spectrum according to said noise signal as
modified by said voltage variable gain control
means,
a plurality of sensor means in said chamber for pro-
ducing electrical signals, each having frequency
components of amplitudes which depend upon the
location in said chamber of the sensing means pro-
ducing it,
means for producing a composite response signal
from said sensor signals as an average of all said
sensor signals,
filtering means for separating said composite re-
sponse signal into a plurality of narrow frequency
band signals corresponding to said narrow fre-
quency bands into which said generated noise is
separated,
means for storing desired values of energy levels of
said predetermined noise spectrum, one value for
each narrow frequency band into which said com-
posite response signal is separated,
means for periodically comparing said stored values
of desired energy with energy levels of correspond-
ing narrow frequency band signals, and
means for producing a different gain control voltage
for each gain control means, said gain control volt-
age means adjusting the voltage of a given voltage
variable gain control means by one unit during
60 each energy level comparison to drive the spec-
trum of noise being generated toward convergence
with said predetermined noise spectrum.
7. Apparatus as defined in claim 6 wherein said
means for producing a composite response signal from
,, said sensor signals as an average of all said sensor sig-
nals is comprised of
means for delaying different ones of said sensor sig-
nals for different time periods, and
45
50
19
3,827,288
20
means for adding said sensor signals after passing
through said delay means.
8. Apparatus as defined in claim 6 wherein said
means for producing a different gain control voltage for
each gain control means is comprised of means for 5
counting up an increment of one unit each time gain is
to be increased, and counting down an increment of
one unit each time gain is to be decreased, and means
for converting the resulting value of gain control thus
produced in digital form to analog form for use as said 10
gain control voltage.
9. Apparatus as defined in claim 8 wherein said de-
sired values of energy levels of said predetermined
noise spectrum are stored in digital form and said com-
paring means includes 15
means for converting each narrow frequency band
signal to a dc signal proportional to the energy
thereof,
means for periodically sampling the energy of each of
20
said narrow frequency band signals thus converted
to dc form,
means for converting the amplitude of each energy
sample into digital form, and
means for comparing each energy sample in digital
form with a desired energy level stored in digital
form for the narrow frequency band signal from
which the energy sample was obtained.
10. Apparatus as defined in claim 9 wherein said
means for comparing each sample in digital form with
a desired energy level in digital form includes means for
interpreting a condition of equality to be one of in-
equality with a predetermined one of two values being
compared greater, thereby causing the resulting gain
control to continually seek a condition producing
equivalence and not lock on a condition producing
equivalence.
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